

### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

| APPLICATION NO.       | FILING DATE      | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.     | CONFIRMATION NO. |
|-----------------------|------------------|----------------------|-------------------------|------------------|
| 08/958,568            | 10/28/1997       | HISASHI OHTANI       | 07977/192001            | 3554             |
| 20985 7:              | 590 · 04/07/2003 |                      |                         |                  |
| FISH & RICHARDSON, PC |                  |                      | EXAMINER                |                  |
| SUITE 500             | A VILLAGE DRIVE  |                      | HU, SHOUXIANG           |                  |
| SAN DIEGO, CA 92122   |                  |                      | ART UNIT                | PAPER NUMBER     |
|                       |                  |                      | 2811                    | •                |
|                       |                  |                      | DATE MAILED: 04/07/2003 |                  |

Please find below and/or attached an Office communication concerning this application or proceeding.

| <u> </u>   |   | Application No.   | Applicant(s)  |  |  |  |
|--|---|---|---|--|--|--|
| ,  | _   | 08/958,568  | OHTANI ET AL.   |  |  |  |
| Office Action Summary  |   | Examiner  | Art Unit  |  |  |  |
|  |   | Shouxiang Hu  |   |  |  |  |
|  | The MAILING DATE of this communication app  | <u> </u>  | 2811 th th correspondence address   |  |  |  |
| Period f   | r Reply   |   | ·   |  |  |  |
| THE - External representation of the second r | ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b). | 36(a). In no event, however, may a re<br>y within the statutory minimum of thirty<br>will apply and will expire SIX (6) MONT<br>, cause the application to become ABA | ply be timely filed  (30) days will be considered timely.  FHS from the mailing date of this communication.  ANDONED (35 U.S.C. § 133). |  |  |  |
| 1)⊠  | Responsive to communication(s) filed on 03  | February 2003 .   |   |  |  |  |
| 2a)⊠   | This action is FINAL. 2b) Th  | is action is non-final.   |   |  |  |  |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.  |   |   |   |  |  |  |
| -  | on of Claims  | io/oro pondina in the applic  | otion.  |  |  |  |
| -  | Claim(s) 7-12,29-55,61,73-76,83 and 85-101  |   |   |  |  |  |
|  | 4a) Of the above claim(s) 7-12 and 29-55 is/ard   | e withdrawn from considera  | auon.   |  |  |  |
|  | Claim(s) is/are allowed.  |   |   |  |  |  |
|  | Claim(s) <u>61,73-76,83 and 85-101</u> is/are rejected  | <b>2</b> 0.   |   |  |  |  |
| <u>-</u>   | Claim(s) is/are objected to.  |   |   |  |  |  |
|  | Claim(s) are subject to restriction and/o   | r election requirement.   |   |  |  |  |
|  | The specification is objected to by the Examine   | r   |   |  |  |  |
| ·  | The drawing(s) filed on 12 March 2001 is/are:   |   | d to by the Examiner  |  |  |  |
| 13/23  | Applicant may not request that any objection to th  |   | •   |  |  |  |
| 11) 🔲  | The proposed drawing correction filed on  |   |   |  |  |  |
| If approved, corrected drawings are required in reply to this Office action.   |   |   |   |  |  |  |
| 12)  | The oath or declaration is objected to by the Ex  | aminer.   |   |  |  |  |
| Pri rity u   | ınder 35 U.S.C. §§ 119 and 120  |   |   |  |  |  |
| 13)⊠   | Acknowledgment is made of a claim for foreign   | n priority under 35 U.S.C. §  | 119(a)-(d) or (f).  |  |  |  |
| •  | ☑ All b)☐ Some * c)☐ None of:   |   | ,,,,,   |  |  |  |
|  | 1.⊠ Certified copies of the priority document   | s have been received.   |   |  |  |  |
|  | 2. Certified copies of the priority document  |   | pplication No.  |  |  |  |
| * S  | Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.  |   |   |  |  |  |
| 14)[] A  | acknowledgment is made of a claim for domesti   | c priority under 35 U.S.C. §  | 119(e) (to a provisional application).  |  |  |  |
|  | ) $\square$ The translation of the foreign language pro-<br>Acknowledgment is made of a claim for domest  |   |   |  |  |  |
| Attachmen  | t(s)  |   |   |  |  |  |
| 2) Notic 3) Inform   | e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) 2   | 5) Notice of In   | ummary (PTO-413) Paper No(s) formal Patent Application (PTO-152)  |  |  |  |
| J.S. Patent and Te<br>PTO-326 (Re  |   | tion Summary  | Part of Paper No. 29  |  |  |  |

#### **DETAILED ACTION**

Page 2

#### Drawings

1. The proposed drawing correction and/or the proposed substitute sheets of drawings, filed on March 12, 2001 have been approved. A proper drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The correction to the drawings will not be held in abeyance.

## Claim Objections

2. Claims 61, 73-76, 83 and 85-101 are objected to because of the following informalities an/or defects:

In each of the independent claims (61, 73-76, 86 and 87), the term of "said second region" recited in the paragraph starting with "a second layer" should read as – said drain region—, in view of the disclosure.

In addition, each of claims 86 and 87 defines "a second layer comprising metal" and also recites terms of "said metal" throughout the claim, but fails to clarify whether or not the term of "said metal" also refers to the metal in the second layer.

Appropriate correction is required.

# Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2811

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 61, 73-76, 83, 85, 88-92 and 95-99 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art ("AAPA") in view of Kobeda et al. ("Kobeda"; 5,338,702), Wong et al. ("Wong"; US 5,121,186) and/or Sasaki et al. ("Sasaki"; 5,818,069).

AAPA discloses a semiconductor display device (Figs. 2(A)-2(F)), comprising a first gate interconnection (25) formed on the surface of an insulating substrate (21); a second interconnections (35) and a third interconnection (34) provided on an interlayer dielectric (33) and connected to the drain and source of a TFT through first and second contact holes formed in the interlayer dielectric (33). It differs from Applicant's claimed invention mainly in that: the AAPA does not have a local interconnection structure including a first layer comprising metal provided on the insulating surface and directly connecting the first gate interconnection and the drain region without through a contact opening, a second layer comprising metal provided on the insulating surface and in direct contact with the source, and the first layer and the second layer being respectively connected to the second and third interconnections through first and second contact holes in the interlayer dielectric located outside the source and drain regions and the first interconnection region.

However, one of ordinary skill in the art would readily recognize that such type of local interconnection structure can be formed through local interconnection layers for increasing the integration density, simplifying the process and/or preventing electrical

Application/Control Number: 08/958,568

Art Unit: 2811

shorting to the gate electrode, as evidenced in Kobeda and/or Wong. Kobeda teaches to form an interconnection structure (Figs. 3-5) comprising a first layer comprising metal (30') directly connecting a drain region to a nearby first gate interconnection (the right gate line) through no contact hole. And, Kobeda further teaches to form a second interconnection (22) connected to the first interconnection layer (30') through a first contact opening in an interlayer dielectric outside the source/drain region and outside the first interconnection as well. And, Wong teaches to form an interconnection structure (Fig. 5) comprising a second layer comprising metal (136 and 138) directly connected to a source region (116) and connected to a third interconnection (158) through a second contact hole (156) formed in an interlayer dielectric (154) outside the source region.

In addition, one of ordinary skill in the art would readily recognize that aluminum is one of the few commonly used materials for top interconnection layers; that silicon nitride and silicon oxide are two of the commonly used dielectric interlayer materials; and that glass substrate is commonly used as an insulating substrate in a TFT display device, as evidenced in Sasaki (see col. 10, lines 44-47, and col. 11, lines 37-45).

Therefore, it would have been obvious to one of ordinary skilled in the art at the time the invention was made to incorporate the interconnection structures of Kobeda and/or Wong, along with the material choices of Sasaki, into the semiconductor device of AAPA, so that a semiconductor device with increased integration density, simplified process and good electrical insulation to the gate electrode would be obtained.

Regarding claims 95-101, the (gate) interconnection (25) in AAPA (see Fig. 2(A)) is formed in a same layer as the gate electrode (24).

Art Unit: 2811

5. Claims 86, 87, 93, 94, 100 and 101 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art ("AAPA") in view of Kobeda et al. ("Kobeda"; 5,338,702), Wong et al. ("Wong"; US 5,121,186), and/or Sasaki et al. ("Sasaki"; 5,818,069), as applied to claims 61, 73-76, 83, 85, 88-92 and 95-99 above, and further in view of Tang et al. ("Tang; 4,890,141).

The disclosures of AAPA, Kobeda and Sasaki are discussed as applied to claims 61, 73-76, 83, 85, 88-92 and 95-99 above.

Although AAPA, Kobeda, Wong and Sasaki do not expressly disclose that the metal comprised in the first layer comprising metal can be a same metal as the one in the source/drain silicide region, Tang teaches to form a local interconnection (Fig. 4a) comprising a first layer comprising Ti (202) directly connecting a source/drain Ti-silicide region (the top portion of 204) and a nearby first gate interconnection (212) through no contact hole.

Therefore, it would have been obvious to one of ordinary skilled in the art at the time the invention was made to make the semiconductor device collectively taught by AAPA, Kobeda, Wong and/or Sasaki with the local interconnection layer comprising a same metal as the one in the source/drain silicide layer, as taught in Tang, so that a device with increased integration density and with further simplified process would be obtained.

Art Unit: 2811

## R spons to Argum nts

6. Applicant's arguments with respect to claims 61, 73-76, 83 and 85-101 have been considered but are most in view of the new ground(s) of rejection.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shouxiang Hu whose telephone number is (703) 306-5729. The examiner can normally be reached on Monday through Thursday, 7:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9318 for regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

March 31, 2003

TOM THOMAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800

Tom Thomas